

EAST Search History

Ref #	Hits	Search Query	DBs	Default Operator	Plurals	Time Stamp
L1	0	(customiz\$4 development demonstration platform structured asic slice programmable processor high speed serdes fpga port driv\$4 test signal integrity electrical characteristic (IP or intellectual) pin\$4 link layer). clm.	USPAT	AND	ON	2006/12/08 15:01
S1	1141	(716/16-17).CCLS.	US-PGPUB; USPAT	OR	OFF	2006/12/08 11:53
S2	1	("6347395").PN.	US-PGPUB; USPAT	OR	OFF	2006/12/08 12:35
S3	10	"6347395".uref.	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2006/12/08 12:26
S4	38	fpga and asic and (serdes (serializer near2 deserializer)) and port and slic\$3	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2006/12/08 12:40
S5	5	rapidslice	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2006/12/08 12:37
S6	1	asic same platform same serdes same slice	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2006/12/08 12:41
S7	1	("20060193346").PN.	US-PGPUB; USPAT	OR	OFF	2006/12/08 13:32
S8	0	structure\$2 asci fpga serdes port test (ip or (intellectual near3 property)) high near2 speed layer \$6slice	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB	AND	ON	2006/12/08 12:59
S9	0	structure\$2 asci fpga serdes port (ip or (intellectual near3 property)) high near2 speed layer \$6slice	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB	AND	ON	2006/12/08 13:00

EAST Search History

S10	0	structure\$2 asci fpga serdes port \$6slice	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB	AND	ON	2006/12/08 13:00
S11	9	structure\$2 asic fpga serdes port (ip or (intellectual near3 property)) high near2 speed layer \$6slice	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB	AND	ON	2006/12/08 13:03
S12	1163	(716/18).CCLS.	US-PGPUB; USPAT	OR	OFF	2006/12/08 13:05
S13	616254	asic slice platform custom	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2006/12/08 13:05
S14	51	asic slice platform custom\$6 serdes	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB	AND	ON	2006/12/08 13:06
S15	51	asic slice platform custom\$6 serdes (fpga or ((field or programmable or gate) near4 array))	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB	AND	ON	2006/12/08 13:08
S16	103	asic platform custom\$6 serdes (fpga or ((field or programmable or gate) near4 array))	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB	AND	ON	2006/12/08 13:08
S17	52	S16 not S15	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB	AND	ON	2006/12/08 13:20
S18	1	("20050183042").PN.	US-PGPUB; USPAT	OR	OFF	2006/12/08 13:20
S19	1	S18 and (prov\$3 near3 concept)	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2006/12/08 13:26
S20	264	(asic same (prototyp\$4 or develop\$5)) and (fpga same external)	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2006/12/08 13:27

EAST Search History

S21	34	(asic same (prototyp\$4 or develop\$5)) and (fpga same external) and slice	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2006/12/08 13:31
S22	1	(asic same (prototyp\$4 or develop\$5)) and (fpga same external) and slice and (serdes or gigablaze)	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2006/12/08 13:28

[Sign in](#)[Google](#)[Web](#) [Images](#) [Video](#) [News](#) [Maps](#) [more »](#) [Advanced Search](#)[Preferences](#)**Web** Results 1 - 10 of about 494 for **structured asic platform fpga serdes port test IP layer**. (0.38 seconds)**NEC Electronics Press Release: June 9, 2003**

With the introduction of ISSP2 **structured ASIC** devices, NEC Electronics builds on ... third-party IP vendors to **port** their IP cores to the ISSP **platform** ...
www.necel.com/news/en/archive/0306/0901.html - 32k - [Cached](#) - [Similar pages](#)

Using ISSP technology in structured ASIC design

FPGA, ASIC and multichip sili- con conversions, will do like- ... vited to **port** their IP cores to the ISSP **platform**. After certi- fication, IP cores such as ...
www.eetasia.com/ART_8800325189_499495_89c1910f200312.HTM - 1k -
[Cached](#) - [Similar pages](#)

[\[PDF\]](#) **EET-ASIA/semicon temp**

File Format: PDF/Adobe Acrobat - [View as HTML](#)
 tous **structured ASIC** design. **platform**. Under the program, ... vited to **port** their IP cores to the ISSP **platform**. After certi- fication, IP cores such as ...
www.eetasia.com/ARTICLES/2003DEC/B/2003DEC16_ICD_EMS_TA.PDF - [Similar pages](#)

SOCcentral: Structured ASIC Platforms with Integrated SerDes Cores ...

So integrating **SerDes** cores into **structured ASIC platform** is an excellent strategy. ...
 Universities involved in SoC, **ASIC** and **FPGA** design, EDA tools & IP. ...
www.soccentral.com/results.asp?CategoryID=488&EntryID=13202 - 32k -
[Cached](#) - [Similar pages](#)

SOCcentral: Lattice Announces PCI Express Solutions for ...

Structured ASICs & Platform FPGAs ... directory of Vendors, Organizations & Universities involved in SoC, **ASIC** and **FPGA** design, EDA tools & IP. ...
www.soccentral.com/results.asp?CatID=191&EntryID=20768 - 29k -
[Cached](#) - [Similar pages](#)
 [More results from www.soccentral.com]

[\[PDF\]](#) **Untitled**

File Format: PDF/Adobe Acrobat - [View as HTML](#)
structured ASICs, based on the NEC's 90- ... single-port **SerDes** interface, as well as a next- ... ISSP as a ubiquitous **structured ASIC** design. **platform** ...
www.eu.necel.com/products/asic/documents/ISSP_ECE_0309.pdf - [Similar pages](#)

[\[PDF\]](#) **Microsoft PowerPoint - PLDA.ppt**

File Format: PDF/Adobe Acrobat - [View as HTML](#)
 Soft IP core. VHDL and Verilog, RTL for **ASIC**, **Structured ASIC**, and **FPGA** ... **platform**.
 hard. w. a. r. e. **platform**. 8 **SerDes**. Xilinx Virtex-4 LX **FPGA** ...
www.xilinx.co.jp/japan/company/events/pcie2006/presentation/plda.pdf - [Similar pages](#)

[\[PDF\]](#) **DesignCon 2005 Customized Synthesis for 90 nm Structured ASICs ...**

File Format: PDF/Adobe Acrobat
 The **structured ASIC platform** achieves this shorter development cycle by ... ISSP90 devices will incorporate a 10 Gbps single-port **SerDes** interface as well ...
www.am.necel.com/docs/index.php?doc=NEC-Synplicitypaper - [Similar pages](#)

Printer Friendly Version

Many designers use the terms **platform** and **structured ASIC** interchangeably, ... a dozen

[Sign in](#)[Google](#)[Web](#) [Images](#) [Video](#) [News](#) [Maps](#) [more »](#) [Advanced Search](#) [Preferences](#)**Web**Results 1 - 2 of 2 for **danny vogel carl shaw structured asic fpga serdes port** (0.26 seconds)**Customizable development and demonstration platform for structured ...**

Inventors: **Danny Vogel, Carl Shaw** Class: 716001000 (USPTO) ... [0005] Development of a **structured ASIC** often creates a need not only for a demonstration ...
www.freshpatents.com/Customizable-development-and-demonstration-platform-for-structured-asics-dt20050818p... - 31k - Cached - Similar pages

[\[PDF\] DC05 Catalog.qxd](#)File Format: PDF/Adobe Acrobat - [View as HTML](#)

Structured ASIC architectures were designed to reduce and even eliminate some ... **Karl Bois**, Signal-Integrity Engineer, Hewlett-Packard. **Shaw Moldauer** ...
www.designcon.com/pdf/dc05_catalog.pdf - Similar pages

Try [Google Desktop](#): search your computer as easily as you search the web. [Search within results](#) | [Language Tools](#) | [Search Tips](#) | [Dissatisfied? Help us improve](#)[Google Home](#) - [Advertising Programs](#) - [Business Solutions](#) - [About Google](#)

©2006 Google

[Sign in](#)

[Google](#)

[Web](#) [Images](#) [Video](#) [News](#) [Maps](#) [more »](#)

asic fpga serdes sata gige xaui xgxs fibre char [Advanced Search](#) [Preferences](#)

Web

Your search - **asic fpga serdes sata gige xaui xgxs fibre channel gigablaze pci express interface arm ethernet rapidslice** - did not match any documents.

Suggestions:

- Make sure all words are spelled correctly.
- Try different keywords.
- Try more general keywords.
- Try fewer keywords.

[Google Home](#) - [Advertising Programs](#) - [Business Solutions](#) - [About Google](#)

©2006 Google